

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO INFORMATION DISCLOSURE STATEMENT BY APPLICANT (use as many sheets as necessary)				Complete if Known	
				Application / Conf. No.	Unknown /
				Filing Date	August 25, 2003
				First Named Inventor	Aurelian Vasile Lazarut
				Art Unit	Unknown
				Examiner Name	Unknown
				Attorney Docket Number	X-1391 US
Sheet	1	of	3		

[illegible][illegible]

Examiner Signature		Date Considered	
-----------------------	--	--------------------	--

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Applicant's unique citation designation number (optional). ² See Kinds of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. ³ Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁶ Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, P.O. Box 1450, Alexandria, Virginia, 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia, 22313-1450.

Substitute for form 1449A/PTO				Complete if Known	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT (use as many sheets as necessary)				Application / Conf. No.	Unknown /
				Filing Date	August 25, 2003
				First Named Inventor	Aurelian Vasile Lazarut
				Art Unit	Unknown
				Examiner Name	Unknown
Sheet	2	of	3	Attorney Docket Number	X-1391 US

OTHER -- NON PATENT LITERATURE DOCUMENTS			
Examiner Initials *	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
		Xilinx, Inc., "Speed Up Verification of Long Transaction Sequences with MicroBlaze Soft Processors"; Xcell Journal; Fall/Winter 2001; available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124, pp. 34-35.	✓
		Xilinx, Inc.; "Bring on the Music - But Take out the Noise"; Xcell Journal; Spring 2002; available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124, 2 pp.	✓
		HARDI Electronics AB; "HARDI ASIC Prototyping Board"; available at www.hardi.se; one page.	✓
		Mentor Graphics; "Co-Modeling Solutions"; Data Sheet' available at www.mentor.com/emulation; two pages.	
		Aldec. "Desktop Prototyping Board - Testing the Possibilities of HDL Desktop"; available from www.aldec.com; two pages.	
		HARDI Electronics AB; "HARDI ASIC Prototyping System"; available at www..hardi.se; one page.	—
		Mentor Graphics; "iSOLVE In Circuit Verification Solutions"; Data Sheet; available at www.mentor.com; two pages.	
		Experience First, Inc.; "X1, Raptor 1.5 Virtex-E" Product Brief; available from Experience First, 3275 Stevens Creek Blvd., Suite 220, San Jose, CA 95117; one page.	
		EXP First, Inc.; "Raptor/ISD; August 8, 2003; four pages.	
		Experience First, Inc.; "Raptor/ISD 100"; Product Debut, Limited Release; May 2001; available at www.expfirst.com; one page.	✓
		Stohr, Bernd et al.; "A Complete SoC verification framework accelerating productivity through reuse and automation"; 9 pages.	✓

Examiner Signature		Date Considered	
-----------------------	--	--------------------	--

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Applicant's unique citation designation number. ² Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

Substitute for form 1449A/PTO				Complete if Known	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT (use as many sheets as necessary)				Application / Conf. No.	Unknown /
				Filing Date	August 25, 2003
				First Named Inventor	Aurelian Vasile Lazarut
				Art Unit	Unknown
				Examiner Name	Unknown
Sheet	3	of	3	Attorney Docket Number	X-1391 US

OTHER – NON PATENT LITERATURE DOCUMENTS			
Examiner Initials *	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
		IKOS Systems, Inc.; Test Expert, "The Complete Verification Solution for Communication Designs"; Preliminary Data Sheet; available at www.ikos.com; two pages.	
		Mentor Graphics; "VStations-15M High-Performance System Integration Verification"; Data Sheet; available at www.mentor.com/emulation; two pages.	
		Mentor Graphics; "VStations-30M High-Performance System Integration Verification"; Data Sheet; available at www.mentor.com/emulation; four pages.	
		Xilinx, Inc.; "FlexBench Tool Suite Relies on Xilinx Silicon and Software"; Xcell Journal; Spring 2002; available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124; four pages.	
		EXP First, Inc.; Xcell Magazine Article Warren Miller, Rev 1.2; "A Hardware Reference Design for Xilinx Reed-Solomon LogiCore - Uses New IP Development Environment to Accelerate Simulation and Development"; August 8, 2003; three pages.	

Examiner Signature		Date Considered	
-------------------------------	--	----------------------------	--

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Applicant's unique citation designation number. ² Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.